PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Kwan-Yong LIM, et al.

Serial No.: New Application Group Art Unit: Not Yet Assigned

Filed: July 10, 2003 Examiner: Not Yet Assigned

Title: STACK GATE ELECTRODE SUPPRESSED WITH INTERFACE-REACTION AND METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING THE

SAME

INFORMATION DISCLOSURE STATEMENT

Honorable Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

July 10, 2003

Sir:

As a means of complying with the duty of disclosure under 37 CFR §1.56, and in accordance with 37 CFR §§1.97 and 1.98, Applicant(s), through the undersigned attorney, submits this Information Disclosure Statement. The patents, publications or other information submitted herewith are listed on the attached Form PTO-1449 and copies are attached.

In accordance with 37 CFR §1.97(b)(1) or (2), this Information Disclosure Statement is being filed either within three months of the filing date of the above-identified application, or within three months of the date of entry into the national stage of the above-identified application as set forth in 37 CFR §1.491. Accordingly, no fee is required.

Respectfully submitted,

JACOBSON HOLMAN, PLLC

Yoon S. Ham

Registration No. 45,307

400 Seventh Street, N.W. Washington, DC 20004 (202) 638-6666

Atty. Dkt. No.: P68987US0 YSH:kyc

JACOBSON HOLMAN, PLLC

400 SEVENTH STREET, N.W. WASHINGTON, D.C. 20004-2201

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.: P68987US0 SERIAL NO.: Not Yet Assigned APPLICANT(S): Kwan-Yong LIM, et al. ***********************************				FILING TODAY	GROUP ART UNIT: Not Yet Assigned FILING DATE: July 10, 2003 TODAY'S DATE: July 10, 2003			
U.S. PATENT DOCUMENTS								
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	INT'L CLASS		FILING DATE (If Appropriate)	
	AA	5,719,410	2/17/98	Suehiro, et al	<u>H01L</u>	23/48	12/16/96	
	AB	6,100,193	8/08/00	Suehiro, et al	. <u>H01L</u>	21/44	09/24/97	
	AC							
*****	****	******	* * * * * * * * * * * * * * * * * * *	******	*****	*****	*****	
		DOCUMENT NUMBER	FOREIGN DATE	PATENT DOCUMENT: COUNTRY	s <u>CLASS</u>	SUB- CLASS	TRANSLATION (YES) (NO)	
	AD							
	AE							

	AF		,			uges, n	.,	
_		-						
	AG							
EXAMINER		DATE CONSIDERED						

^{*} EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

Information Disclosure Statement

New U.S. Patent Application for STACK GATE ELECTRODE SUPPRESSED WITH INTERFACE-REACTION AND METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING THE SAME

Our Ref. No.: P02HA065/US/cj

Reference No.:

- (1) US Patent No. 5,719,410
- (2) US Patent No. 6,100,193